- Contract
7
Heren H
L
ļ.
7.16
The state of
2
T.

Please type a plus sign (+) inside this box $ ightarrow$	+
Under the Paperwork Reduction Act of 1995, no p	erso

PTO/SB/05 (12/97)

Approved for use through 09/30/00, OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE sons are required to respond to a collection of information unless it displays a valid OMB control number.

Assistant Commissioner for Patents

Box Patent Application

Total Pages

UTILITY **PATENT APPLICATION TRANSMITTAL**

First Named Inventor or Application Identifier

MI30-034

Ammar Derraa

Attorney Docket No.

(Only for new nonprovisional applications under 37 CFR 1.53(b))

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

Express Mail Label No. EL169836780US

ADDRESS TO:

See MPEP	chapter 600 concerning utility patent application conten-	ts.	Washington, DC 20231	
	Fee Transmittal Form (Submit an original, and a duplicate for fee processing)		6. Microfiche Computer Program (Appendix)	
	Specification [Total Pages 27 (preferred arrangement set forth below)]]	7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)	
	- Descriptive title of the Invention + cover s	sneet	a. Computer Readable Copy	
	- Cross References to Related Applications		a. Computer Readable Copy	
	- Statement Regarding Fed sponsored R & D		b. Paper Copy (identical to computer copy)	
	- Reference to Microfiche Appendix		c. Statement verifying identity of above copies	
	- Background of the Invention		g cancers conjung assum, or association	
	- Brief Summary of the Invention		ACCOMPANYING APPLICATION PARTS	
ì	- Brief Description of the Drawings (if filed)			
	- Detailed Description		8. X Assignment Papers (cover sheet & document(s))	
	- Claim(s)		9. 37 CFR 3.73(b) Statement Y Power of	
	- Abstract of the Disclosure		(when there is an assignee) Attorney	
3. X	Drawing(s) (35 USC 113) [Total Sheets 2		10. English Translation Document (if applicable)	
4. Oath	or Declaration [Total Pages 2]]	11. Information Disclosure Copies of IDS Statement (IDS)/PTO-1449 Citations	
a.	X Newly executed (original or copy)		12. Preliminary Amendment	
b.	Copy from a prior application (37 CFR 1 (for continuation/divisional with Box 17 comple	.63(d))	Return Receipt Postcard (MPEP 503)	
	[Note Box 5 below]	-(6u)	(Should be specifically itemized)	
1	i. DELETION OF INVENTOR(S)	.4:	Small Entity Statement filed in prior application, Status still proper and desired	
	Signed statement attached dele	•	Codified Conv. of Briggity Document(a)	
,	see 37 CFR 1.63(d)(2) and 1.33(b		15. (if foreign priority is claimed)	
	Incorporation By Reference (useable if Box 4b is ch		16. X Other: Check for \$1,700.00	
	The entire disclosure of the prior application, fro copy of the oath or declaration is supplied under		a (25)	
	is considered as being part of the disclosure of t			
	accompanying application and is hereby incorpo			
	reference therein.			
17. If a C	CONTINUING APPLICATION, check appropriate			
	Continuation Divisional Continuation-	ın-part (CIF	P) of prior application No:	
	18. CORRESI	PONDEN	NCE ADDRESS	
X Customer Number or Bar Code Label 02.1567 or Correspondence address below				
NAME	Lance R. Sadler		Sallal I do	
ł	Wells, St. John, Roberts, Gregor	y & M	atkin, P.S. 217177	
ADDRESS	601 West First Ave., Suite 1300			
CITY	Spokane	STATE	WA ZIP CODE 99201-3828	
COUNTRY	V U.S.A. TELE	PHONE ((509) 624-4276 FAX (509) 838-3424	
Ruman Ha	والوالوالوالوالوالوالوالوالوالوالوالوالو		te. Time will vary depending upon the needs of the individual case. Any	

comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO. Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

EL169836780

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

Methods Of Forming A Base Plate For A Field Emission Display (FED) Device, Methods Of Forming A Field Emission Display (FED) Device, Base Plates For Field Emission Display (FED) Devices, And Field Emission Display (FED) Devices

INVENTOR

Ammar Derraa

ATTORNEY'S DOCKET NO. MI30-034

METHODS OF FORMING A BASE PLATE FOR A FIELD EMISSION DISPLAY (FED) DEVICE, METHODS OF FORMING A FIELD EMISSION DISPLAY (FED) DEVICE, BASE PLATES FOR FIELD EMISSION DISPLAY (FED) DEVICES, AND FIELD EMISSION DISPLAY (FED) DEVICES

PATENT RIGHTS STATEMENT

This invention was made with Government support under Contract No. DABT63-97-C-0001 awarded by Advanced Research Projects Agency (ARPA). The Government has certain rights in this invention.

TECHNICAL FIELD

This invention relates to methods of forming a base plate for a field emission display (FED) device, to methods of forming a field emission display (FED) device, to base plates for field emission display (FED) devices, and to field emission display (FED) devices.

BACKGROUND OF THE INVENTION

Flat-panel displays are widely used to visually display information where the physical thickness and bulk of a conventional cathode ray tube is unacceptable or impractical. Portable electronic devices and systems have benefitted from the use of flat-panel displays, which require less space and result in a lighter, more compact display system than provided by conventional cathode ray tube technology.

The invention described below is concerned primarily with field emission flat-panel displays or FEDs. In a field emission flat-panel display, an electron emitting cathode plate is separated from a display

MI30-034.P01 A2712150922N 1 PAT-USIAP-00

I

face or face plate at a relatively small, uniform distance. The intervening space between these elements is evacuated. Field emission displays have the outward appearance of a CRT except that they are very thin. While being simple, they are also capable of very high resolutions. In some cases they can be assembled by use of technology already used in integrated circuit production.

Field emission flat-panel displays utilize field emission devices, in groups or individually, to emit electrons that energize a cathodoluminescent material deposited on a surface of a viewing screen or display face plate. The emitted electrons originate from an emitter or cathode electrode at a region of geometric discontinuity having a sharp edge or tip. Electron emission is induced by application of potentials of appropriate polarization and magnitude to the various electrodes of the field emission device display, which are typically arranged in a two-dimensional matrix array.

Field emission display devices differ operationally from cathode ray tube displays in that information is not impressed onto the viewing screen by means of a scanned electron beam, but rather by selectively controlling the electron emission from individual emitters or select groups of emitters in an array. This is commonly known as "pixel addressing." Various displays are described in U.S. Patent Nos. 5,655,940, 5,661,531, 5,754,149, 5,563,470, and 5,598,057 the disclosures of which are incorporated by reference herein.

I

Fig. 1 illustrates a cross-sectional view of an exemplary field emission display (FED) device 10. Device 10 comprises a face plate 12, a base plate 14, and spacers 16 extending between base plate 14 and face plate 12 to maintain face plate 12 in spaced relation relative to base plate 14. Face plate 12, base plate 14 and spacers 16 can comprise, for example, glass. Phosphor regions 18, 20, and 22 are associated with face plate 12, and separated from face plate 12 by a transparent conductive layer 24. Transparent conductive layer 24 can comprise, for example, indium tin oxide or tin oxide. Phosphor regions 18, 20, and 22 comprise phosphor-containing masses. Each of phosphor regions 18, 20, and 22 can comprise a different color phosphor. Typically, the phosphor regions comprise either red, green or blue phosphor. A black matrix material 26 is provided to separate phosphor regions 18, 20, and 22 from one another.

Base plate 14 has emitter regions 28, 30 and 32 associated therewith. The emitter regions comprise emitters or field emitter tips 34 which are located within radially symmetrical apertures 36 (only some of which are labeled) formed through a conductive gate layer 38 and a lower insulating layer 40. Emitters 34 are typically about 1 micron high, and are separated from base plate 14 by a conductive layer 42. Emitters 34 and apertures 36 are connected with circuitry (not shown) enabling column and row addressing of the emitters 34 and apertures 36, respectively.

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

A voltage source 44 is provided to apply a voltage differential between emitters 34 and surrounding gate apertures 36. Application of such voltage differential causes electron streams 46, 48, and 50 to be phosphor regions 20, and 22 18, toward emitted Conductive layer 24 is charged to a potential higher than that applied to gate layer 38, and thus functions as an anode toward which the emitted electrons accelerate. Once the emitted electrons contact phosphor dots associated with regions 18, 20, and 22 light is emitted. As discussed above, the emitters 34 are typically matrix addressable via Emitters 34 can thus be selectively activated to display a circuitry. desired image on the phosphor-coated screen of face plate 12.

The face plate typically has red, green and blue phosphor regions with black matrix areas 26 surrounding the phosphor regions. The three phosphor colors (red, green, and blue) can be utilized to generate a wide array of screen colors by simultaneously stimulating one or more of the red, green and blue regions.

As displays such as the one described above continue to grow in size and complexity, challenges are posed with respect to their design. For example, small-sized FED devices typically have a high resolution. As such displays grow in size, such resolution is desired to be maintained or even improved, yet challenges exist because of the increased dimensions. One such challenge is manifest in the video rate requirement in larger-area displays. The video rate requirement is typically determined by the RC time constant of the device. Typically,

1 . . .

address lines (e.g., row and column address lines) extend the entire length or width dimension respectively, of the addressable matrix of field emitters. Larger displays call for larger matrices. With larger matrices, such address lines can extend for greater lengths. Such greater lengths, accordingly, carry with them higher RC time constants which adversely impact the video rate requirement. Other challenges in the design of the larger-area display will be apparent to those of skill in the art.

One solution which has been proposed in the past (see, e.g. U.S. Patent No. 5,655,940) is to provide separate emitter plates which are subsequently mounted on a substrate to provide a larger-area display. This approach, however, can be inadequate and can result in much more processing complexity than is desirable. Specifically, multiple emitter plates must be separately formed and positioned relative to one another on a substrate. The plates must be precisely positioned to avoid anomalies in the subsequently rendered image. Needless to say, this can be a time-consuming process and results in more processing complexity than is desirable.

Accordingly, this invention arose out of concerns associated with providing improved field emission display (FED) devices and methods of forming such devices. This invention also arose out of concerns associated with providing larger-area FED displays with little or no additional processing complexity.

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

SUMMARY OF THE INVENTION

Methods of forming base plates for field emission display (FED) devices, methods of forming field emission display (FED) devices, and resultant FED base plate and device constructions are described. one embodiment, a substrate is provided and is configurable into a base plate for a field emission display. A plurality of discrete, segmented regions of field emitter tips are formed by at least removing portions of the substrate. The regions are electrically isolated into separately-In another embodiment, a plurality of field addressable regions. emitters are formed from material of the substrate and arranged into more than one demarcated, independently-addressable region of emitters. Address circuitry is provided and is operably coupled with the field emitters and configured to independently address individual regions of In yet another embodiment, a monolithic addressable the emitters. matrix of rows and columns of field emitters is provided and has a perimetral edge defining length and width dimensions of the matrix. The matrix is partitioned into a plurality of discretely-addressable submatrices of field emitters. Row and column address lines are provided and are operably coupled with the matrix and collectively configured to address the field emitters. At least one of the row or column address lines has a length within the matrix which is sufficient to address less than all of the field emitters which lie in the direction along which the address line extends within the matrix.

I

 I^{τ}

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a side sectional view of a portion of an exemplary field emission display (FED) device which can be constructed in accordance with one or more embodiments of the present invention.

Fig. 2 is a somewhat schematic view of a FED base plate and address circuitry in accordance with one embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

Referring to Fig. 2, and in accordance with one embodiment of the present invention, a substrate 52 is provided and is configurable into a base plate for a field emission display (FED). In the illustrated example, substrate 52 corresponds to base plate 14 of Fig. 1. A plurality of discrete, segmented regions of field emitter tips (such as field emitters or emitter tips 34 in Fig. 1) are formed by removing portions of the substrate, preferably through known etching techniques. Exemplary discrete, segmented regions are shown in Fig. 2 at 54, 56, 58 and 60. In a preferred embodiment, regions 54-60 are electrically isolated from one another into separately-addressable regions of field

MI30-034.P01 A2712150922N

emitter tips. In the illustrated and preferred embodiment, four regions are formed. It is possible, however, for different numbers of regions to be formed. For example, in one embodiment at least two regions are formed. In another embodiment, at least three regions are formed. More than four regions can be formed, e.g. six, eight, ten, twelve and the like. Additionally, other than even numbers of regions can be formed as, for example, three, five, seven and the like.

In another embodiment, formation of the discrete, segmented regions comprises etching the substrate into the formed regions. In a preferred embodiment, the base plate, as formed, comprises a monolithic base plate of field emitter tips. By providing a monolithic base plate with the plurality of discrete, segmented regions, advantages are achieved over prior devices. For example, the monolithic nature of various of the preferred embodiments can reduce processing complexities by requiring processing of only one work piece, e.g. substrate 52, in order to form the base plate. In addition, resolution of the ultimately-formed device can be improved because of the uniformity of the material from which the base plate is formed. Specifically, by forming the illustrated discrete, segmented, and electrically-isolated regions from a common substrate, uniformity in the ultimately provided image can be enhanced.

In another embodiment, address circuitry is provided and operably coupled with substrate 52. Preferably, the address circuitry is configured to separately address individual regions of the field emitter tips. In the illustrated example of Fig. 2, the address circuitry comprises row drivers

3

4

5

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

and column drivers. Each individual region has its own row driver and column driver. Individual row and column drivers are arranged in groupings designated at 62, 64, 66, and 68 for each individual region. Specifically, the row and column drivers in grouping 62 are provided for addressing region 54; the row and column driver in grouping 64 are provided for addressing region 56; the row and column driver in grouping 66 are provided for addressing region 60; and the row and column driver in grouping 68 are provided for addressing region 58. The individual row and column drivers are connected with individual row and column lines which extend though the individual regions. The row and column lines are typically formed by depositing a conductive material, and then using a photomask to define the conductive line patterns which are subsequently etched from the conductive material. Here, in order to form the separately-addressable regions, the photomask is modified such that the subsequently-etched row and column lines do not extend across the entirety of the addressable matrix, but rather only partially across the matrix in regions corresponding to those illustrated in Fig. 2.

In one embodiment, a face plate, such as face plate 12 in Fig. 1, is provided and supports areas of luminescent material. Exemplary luminescent material areas are shown at 18, 20, and 22. Face plate 12 is preferably mounted in operable proximity with substrate 52 to provide a field emission display (FED) device.

24

3

5

6

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

In another embodiment, a plurality of field emitters, such as emitters 34 in Fig. 1, are formed from material of the substrate, which in this example, corresponds to substrate 14. The emitters are arranged into more than one demarcated, independently-addressable region of Exemplary demarcated, independently-addressable regions are shown in Fig. 2 at 54, 56, 58, and 60. Demarcation of the individual regions occurs along lines 70, 72. Address circuitry, such as that described above, is preferably provided and operably coupled with the field emitters and configured to independently address the individual regions of emitters. In one embodiment, the emitters are arranged into more than two demarcated, independently-addressable regions of emitters. In another embodiment, the emitters are arranged into more than three demarcated, independently-addressable regions of emitters. In a preferred embodiment, the emitters are arranged into four demarcated, independently-addressable regions of emitters. In the illustrated example, demarcation of the individual regions of emitters takes place by forming address lines, e.g. row and column lines which are effectively contained within the individual respective regions, and which do not extend into Such can be accomplished by using a any other individual region. photomask which defines the individual address lines within each region.

In another embodiment, the arrangement of emitters defines a plurality of rows and columns within each region. In this example, portions of exemplary rows and columns are schematically shown within each of regions 54-60 as cross-hatched areas. In this example, provision

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

of the address circuitry comprises providing at least two separate row drivers for addressing rows in different regions of the emitters. example, in the illustrated example, region 54 has its own row driver which comprises part of grouping 62. Similarly, region 56 has its own row driver which comprises part of grouping 64. In another embodiment, provision of the address circuitry comprises providing at least two separate column drivers for addressing columns in different regions of the emitters. For example, region 54 has its own column driver which comprises part of grouping 62. Likewise, region 56 has its own column driver which comprises part of grouping 64. preferred embodiment, provision of the address circuitry comprises providing at least two separate row drivers and at least two separate column drivers for addressing the rows and columns in different respective regions of the emitters. In the illustrated example, four exemplary regions, i.e. regions 54-60, are provided. Each region has its own row driver and column driver.

In another embodiment, a monolithic addressable matrix of rows and columns of field emitters is provided. In this example, the monolithic addressable matrix corresponds to substrate 52 of Fig. 2. The matrix has a perimetral edge 74 which defines length and width dimensions L, W respectively, of the matrix. The matrix is partitioned into a plurality of discretely-addressable sub-matrices of field emitters. Exemplary sub-matrices are shown at 54, 56, 58, and 60. Row and column address lines are provided and are operably coupled with the

2

3

5

6

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

The row and column address lines (shown schematically as matrix. cross-hatched areas in each of the regions) are collectively configured to address the field emitters in each region. At least one of the row or column address lines has a length within the matrix which is sufficient to address less than all of the field emitters which lie in the direction along which the address line extends within the matrix. an illustrative example, consider row address line R_x in sub-matrix 58. Row address line R_x extends in a direction A within the matrix defined by perimetral edge 74. Row address line R_{χ} has a length within the matrix defined by the perimetral edge which is sufficient to address less than all of the field emitters which lie in the direction along which line R_x extends within the matrix. Specifically, in this example, row address line R_x can address field emitters only within sub-matrix 58, and not within sub-matrix 60 which lie in a common direction with direction A. The same can be said for the other row address lines and their respective sub-matrices, as well as the other column address lines and their sub-matrices.

In one embodiment, the length of the one row or column address line within the matrix is less than a length (L) or width (W) dimension of the matrix. In another embodiment, the length of the one row or column address line within the matrix is less than a length or width dimension of one of the sub-matrices.

In one embodiment, the partitioning of the matrix comprises partitioning the matrix into more than two sub-matrices. In another

embodiment, the matrix is partitioned into more than three sub-matrices.

In a preferred embodiment, the matrix is partitioned into four sub-matrices.

In yet another embodiment, a field emission display (FED) face plate comprises a monolithic substrate configured into a base plate for a field emission display (FED). The base plate comprises a plurality of regions of field emitter tips which comprise material of the substrate. Individual regions of the plurality of regions are discrete and electrically isolated from one another and are configured to be separately addressed. An exemplary base plate is shown in Fig. 2 at 52. In one embodiment, the substrate comprises at least two regions of field emitter tips. In another embodiment, the substrate comprises at least three regions of field emitter tips. In a preferred embodiment, the substrate comprises at least four regions of field emitter tips.

Various advantages can be achieved by the embodiments described above. Improvements can be achieved in the refresh rates of the ultimately-formed FED devices which are faster than those of identical displays with non-partitioned base plates. This is because the RC time constant scales linearly with the length of the address lines, i.e. row and column address lines. In addition, larger displays can be constructed for applications where a large viewing area is desired, such as an engineering work station or for presentations to larger groups of people in a conference room setting. Additionally, higher resolution can be achieved in larger displays which is comparable with the resolution in

smaller displays. Moreover, multiple images can be viewed and updated independently of other images.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.

MI30-034.P01 A2712150922N 14 PAT-US\AP-00

CLAIMS:

, 1

1. A method of forming a base plate for a field emission display (FED) device comprising:

providing a substrate configurable into a base plate for a field emission display (FED); and

forming a plurality of discrete, segmented regions of field emitter tips by removing at least portions of the substrate; individual discrete, segmented regions being electrically isolated into separately-addressable regions of field emitter tips.

- 2. The method of claim 1, wherein the forming of the plurality of discrete, segmented regions comprises forming at least two regions.
- 3. The method of claim 1, wherein the forming of the plurality of discrete, segmented regions comprises forming at least three regions.
- 4. The method of claim 1, wherein the forming of the plurality of discrete, segmented regions comprises forming four regions.
- 5. The method of claim 1, wherein the forming of the plurality of discrete, segmented regions comprises etching said portions of the substrate into at least two regions.

II

- 6. The method of claim 1, wherein the forming of the plurality of discrete, segmented regions comprises etching said portions of the substrate into at least three regions.
- 7. The method of claim 1, wherein the forming of the plurality of discrete, segmented regions comprises etching said portions of the substrate into four regions.
- 8. The method of claim 1, wherein the base plate, as formed, comprises a monolithic base plate of field emitter tips.
- 9. The method of claim 1 further comprising providing address circuitry operably coupled with the substrate and configured to separately address individual regions of the field emitter tips.

10. A method of forming a base plate for a field emission display (FED) device comprising:

providing a substrate configurable into a base plate for a field emission display (FED);

forming a plurality field emitters from material of the substrate, the emitters being arranged into more than one demarcated, independently-addressable region of emitters; and

providing address circuitry operably coupled with the field emitters and configured to independently address individual regions of the emitters.

- 11. The method of claim 10, wherein the forming of the plurality of field emitters comprises etching material of the substrate to form the field emitters.
- 12. The method of claim 10, wherein the emitters are arranged into more than two demarcated, independently-addressable regions of emitters.
- 13. The method of claim 10, wherein the emitters are arranged into more than three demarcated, independently-addressable regions of emitters.

14. The method of claim 10, wherein the emitters are arranged into four demarcated, independently-addressable regions of emitters.

15. The method of claim 10, wherein the arrangement of emitters defines a plurality of rows and columns within each region, and the providing of the address circuitry comprises providing at least two separate row drivers for addressing rows in different regions of the emitters.

- 16. The method of claim 10, wherein the arrangement of emitters defines a plurality of rows and columns within each region, and the providing of the address circuitry comprises providing at least two separate column drivers for addressing columns in different regions of the emitters.
- 17. The method of claim 10, wherein the arrangement of emitters defines a plurality of rows and columns within each region, and the providing of the address circuitry comprises providing at least two separate row drivers and at least two separate column drivers for addressing rows and columns in different respective regions of the emitters.

I

18. A method of forming a base plate for a field emission display (FED) device comprising:

providing a monolithic addressable matrix of rows and columns of field emitters, the matrix having a perimetral edge defining length and width dimensions of the matrix;

partitioning the matrix into a plurality of discretely-addressable sub-matrices of field emitters; and

providing row and column address lines operably coupled with the matrix and collectively configured to address the field emitters, at least one of the row or column address lines having a length within the matrix which is sufficient to address less than all of the field emitters which lie in the direction along which the at least one row or column address line extends within the matrix.

- 19. The method of claim 18, wherein the length of said one row or column address line within the matrix is less than a length or width dimension of the matrix.
- 20. The method of claim 18, wherein the length of said one row or column address line within the matrix is less than a length or width dimension of one of the sub-matrices.

MI30-034.P01 A2712150922N 19 PAT-US\AP-00

23

24

21. The method of claim 18, wherein the partitioning of the matrix comprises partitioning said matrix into more than two submatrices.

- 22. The method of claim 18, wherein the partitioning of the matrix comprises partitioning said matrix into more than three submatrices.
- 23. The method of claim 18, wherein the partitioning of the matrix comprises partitioning said matrix into four sub-matrices.
- 24. A method of forming a field emission display (FED) device comprising:

providing a substrate configurable into a base plate for a field emission display (FED);

forming a plurality of discrete, segmented regions of field emitter tips by at least removing portions of the substrate; individual discrete, segmented regions being electrically isolated into separately-addressable regions of field emitter tips;

providing a face plate supporting areas of luminescent material; and

mounting the face plate in operable proximity with the substrate.

MI30-034.P01 A2~12150922N 20 PAT-US\AP-00

Į-

The method of claim 24, wherein the forming of the 25. plurality of discrete, segmented regions comprises forming at least two regions.

- The method of claim 24, wherein the forming of the 26. plurality of discrete, segmented regions comprises forming at least three regions.
- The method of claim 24, wherein the forming of the 27. plurality of discrete, segmented regions comprises forming at least four regions.

28. A method of forming a field emission display (FED) device comprising:

providing a substrate configurable into a base plate for a field emission display (FED);

forming a plurality field emitters from material of the substrate, the emitters being arranged into more than one demarcated, independently-addressable region of emitters;

providing address circuitry operably coupled with the field emitters and configured to independently address individual regions of the emitters;

providing a face plate supporting areas of luminescent material;

mounting the face plate in operable proximity with the substrate.

- 29. The method of claim 28, wherein the emitters are arranged into more than two demarcated, independently-addressable regions of emitters.
- 30. The method of claim 28, wherein the emitters are arranged into more than three demarcated, independently-addressable regions of emitters.
- 31. The method of claim 28, wherein the emitters are arranged into four demarcated, independently-addressable regions of emitters.

MI30-034.P01 A2712150922N 22 PAT-US\AP-00

32. A method of forming a field emission display (FED) device comprising:

providing a monolithic addressable matrix of rows and columns of field emitters, the matrix having a perimetral edge defining length and width dimensions of the matrix;

partitioning the matrix into a plurality of discretely-addressable sub-matrices of field emitters;

providing row and column address lines operably coupled with the matrix and collectively configured to address the field emitters, at least one of the row or column address lines having a length within the matrix which is sufficient to address less than all of the field emitters which lie in the direction along which the at least one row or column address line extends within the matrix;

providing a face plate supporting areas of luminescent material;

mounting the face plate in operable proximity with the monolithic addressable matrix.

1-

33. A base plate for a field emission display (FED) device comprising a monolithic substrate configured into a base plate for a field emission display (FED) and comprising a plurality of regions of plural field emitter tips which are comprised of material of the substrate, individual regions of the plurality of regions being discrete and electrically isolated from one another and configured to be separately addressed.

- 34. The base plate of claim 33, wherein the substrate comprises at least two regions of field emitter tips.
- 35. The base plate of claim 33, wherein the substrate comprises at least three regions of field emitter tips.
- 36. The base plate of claim 33, wherein the substrate comprises at least four regions of field emitter tips.

MI30-034.P01 A2712150922N 24 PAT-US\AP-00

1-

- 37. A field emission display (FED) device comprising:
- a monolithic substrate configured into a base plate for a field emission display (FED) and comprising a plurality of regions of plural field emitter tips which are comprised of material of the substrate, individual regions of the plurality of regions being discrete and electrically isolated from one another and configured to be separately addressed; and
- a face plate supporting areas of luminescent material mounted in operable proximity with the substrate.
- 38. The field emission display (FED) of claim 37, wherein the substrate comprises at least two regions of field emitter tips.
- 39. The field emission display (FED) of claim 37, wherein the substrate comprises at least three regions of field emitter tips.
- 40. The field emission display (FED) of claim 37, wherein the substrate comprises at least four regions of field emitter tips.

41. A field emission display (FED) device comprising:

a monolithic addressable matrix of rows and columns of field emitters, the matrix having a perimetral edge defining length and width dimensions of the matrix; the matrix being partitioned into a plurality of discretely-addressable sub-matrices of field emitters;

row and column address lines operably coupled with the matrix and collectively configured to address the field emitters, at least one of the row or column address lines having a length within the matrix which is sufficient to address less than all of the field emitters which lie in the direction along which the at least one row or column address line extends within the matrix; and

a face plate supporting areas of luminescent material mounted in operable proximity with the monolithic addressable matrix.

- 42. The field emission display (FED) device of claim 41, wherein the matrix comprises more than two sub-matrices.
- 43. The field emission display (FED) device of claim 41, wherein the matrix comprises more than three sub-matrices.
- 44. The field emission display (FED) device of claim 41, wherein the matrix comprises four sub-matrices.

MI30-034.P01 A2712150922N 26 PAT-US\AP-00

3

4

5

6

8

9

10

11

12

13

14

15

16

17

18

19

20


21


22

23

ABSTRACT OF THE DISCLOSURE

Methods of forming base plates for field emission display (FED) devices, methods of forming field emission display (FED) devices, and resultant FED base plate and device constructions are described. one embodiment, a substrate is provided and is configurable into a base plate for a field emission display. A plurality of discrete, segmented regions of field emitter tips are formed by at least removing portions of the substrate. The regions are electrically isolated into separatelyaddressable regions. In another embodiment, a plurality of field emitters are formed from material of the substrate and arranged into more than one demarcated, independently-addressable region of emitters. Address circuitry is provided and is operably coupled with the field emitters and configured to independently address individual regions of In yet another embodiment, a monolithic addressable matrix of rows and columns of field emitters is provided and has a perimetral edge defining length and width dimensions of the matrix. The matrix is partitioned into a plurality of discretely-addressable submatrices of field emitters. Row and column address lines are provided and are operably coupled with the matrix and collectively configured to address the field emitters. At least one of the row or column address lines has a length within the matrix which is sufficient to address less than all of the field emitters which lie in the direction along which the address line extends within the matrix.





EL169836780 '

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor Ammar Derraa
Assignee Micron Technology, Inc.
Attorney's Docket No
Title: Methods of Forming a Base Plate for a Field Emission Display (FED) Device,
Methods of Forming a Field Emission Display (FED) Device, Base Plates for
Field Emission Display (FED) Devices, and Field Emission Display (FED)
Devices

POWER OF ATTORNEY BY ASSIGNEE AND CERTIFICATE BY ASSIGNEE UNDER 37 CFR §3.73(b)

To: Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

MICRON TECHNOLOGY, INC., the Assignee of the entire right, title and interest in the above-identified patent application by assignment attached hereto, hereby appoints the attorneys and agents of the firm of WELLS, ST. JOHN, ROBERTS, GREGORY & MATKIN P.S., listed as follows:

Richard J. St. John	Reg.	No.	19,363
David P. Roberts	Reg.	No.	23,032
Randy A. Gregory	Reg.	No.	30,386
Mark S. Matkin	Reg.	No.	32,268
James L. Price	Reg.	No.	27,376
Deepak Malhotra	Reg.	No.	33,560
Mark W. Hendricksen	Reg.	No.	32,356
David G. Latwesen	Reg.	No.	38,533
George G. Grigel	Reg.	No.	31,166
Keith D. Grzelak	Reg.	No.	37,144
Lance R. Sadler	Reg.	No.	38,605
James D. Shaurette	Reg.	No.	39,833

and also attorneys Michael L. Lynch (Reg. No. 30,871) and Lia Pappas Dennison (Reg. No. 34,095) of Micron Technology, Inc., as its attorneys

with full power of substitution to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

The Assignee certifies that the above-identified Assignment has been reviewed and to the best of Assignee's knowledge and belief, title is in the Assignee.

Please direct all correspondence regarding this application to:

Wells, St. John, Roberts, Gregory & Matkin P.S. Attn: Lance R. Sadler 601 W. First Avenue, Suite 1300 Spokane, WA 99201-3828

Telephone: (509) 624-4276 Facsimile: (509) 838-3424

MICRON TECHNOLOGY, INC.

Dated: Joh 14, 1949

by. <u>-- 9</u>

Name: Michael L. Lynch, Esq. Title: Chief Patent Counsel

EL169836780

DECLARATION OF SOLE INVENTOR FOR PATENT APPLICATION

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: Methods of Forming a Base Plate for a Field Emission Display (FED) Device, Methods of Forming a Field Emission Display (FED) Device, Base Plates for Field Emission Display (FED) Devices, and Field Emission Display (FED) Devices, the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

PRIOR FOREIGN APPLICATIONS:

I hereby state that no applications for foreign patents or inventor's certificates have been filed prior to the date of execution of this declaration.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so

MICRON\DE-01

made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statement may jeopardize the validity of the application or any patent issued therefrom.

* * * * * * * * *

Full	name	of	sole	inventor:	Ammar	Derraa
------	------	----	------	-----------	-------	--------

Inventor's Signature:

Date: 11 Feb. 1999

Residence:

Boise, Idaho

Citizenship:

Algerian-Canadian

Post Office Address:

1097 Melrose St., #225

Boise, ID 83706